SIEMENS


8-Bit Single-Chip Microcontroller

SAB 8051A Microcontroller with factory mask-programmable ROM

SAB 8031A Microcontroller for external ROM

- Version for 12MHz/16MHz/ 20 MHz operating frequency
- 4K × 8 ROM
- 128 × 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- High-performance full-duplex serial channel with flexible transmit/receive bound rate capability
- External memory expandable up to 128 Kbyte
- Compatible with SAB 8080/8085 peripherals

- Boolean processor
- 218 user bit-addressable locations
- Most instructions execute in:
 1 µs instruction cycle time at 12 MHz
 750 ns instruction cycle time at 16 MHz
 600 ns instruction cycle time at 20 MHz
- 4 μs (3 μs, 2.4 μs) multiply and divide
- Packages P-DIP-40 and PL-CC-44
- Two temperature ranges available 0 to 70 °C
 - -40 to 85 °C: T40/85




The SAB 8051A/8031A Family are standalone. high-performance single-chip microcontrollers fabricated in + 5 V advanced N-channel, silicon-gate Siemens MYMOS technology and supplied in a 40-pin plastic P-DIP or 44-pin plastic leaded chip carrier (PL-CC-44) package. It provides the hardware features, architectural enhancements and instructions that are necessary to make it a powerful and cost-effective controller for applications requiring up to 64 Kbvtes of program memory and/or up to 64 Kbytes of data storage.

The SAB 8051A contains a non-volatile $4K \times 8$ read-only program memory; a volatile 128 $\times 8$ read/write data memory; 32 I/O lines; two 16-bit timer/counters; a five-source, two-

priority-level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full-duplex UART; and on-chip oscillator and clock circuits. The SAB 8031A is identical with the SAB 8051A, except that it lacks the program memory.


For systems that require extra capability, the SAB 8051A can be expanded using standard TTL-compatible memories and the byteoriented SAB 8080 and SAB 8085 peripherals.

The parts are available for standard temperature range (0 to 70 °C) and extended temperature range (T40/85: – 40 to 85 °C).



Ordering Information

Туре	Package	Description (8-bit single-chip microcontroller)
SAB 8031A-P-40/85	P-DIP-40	for external memory,
SAB 8031A-N-40/85	PL-CC-44	12 MHz, ext. Temp.
SAB 8031A-P	P-DIP-40	for external memory,
SAB 8031A-N	PL-CC-44	12 MHz
SAB 8031A-16-P	P-DIP-40	for external memory,
SAB 8031A-16-N	PL-CC-44	16 MHz
SAB 8031A-20-P	P-DIP-40	for external memory,
SAB 8031A-20-N	PL-CC-44	20 MHz
SAB 8051A-P-40/85	P-DIP-40	with 4-KByte mask-programmable ROM 12 MHz, ext. Temp.
SAB 8051A-P	P-DIP-40	with 4-KByte mask-programmable ROM
SAB 8051A-N	PL-CC-44	12 MHz
SAB 8051A-16-P	P-DIP-40	with 4-KByte mask-programmable ROM
SAB 8051A-16-N	PL-CC-44	16 MHz
SAB 8051A-20-P	P-DIP-40	with 4-KByte mask-programmable ROM
SAB 8051A-20-N	PL-CC-44	20 MHz




Pin Definitions and Functions

Symbol	Pin		Input (I)	Function
-,	P-DIP-40	PL-CC-44	Output (O)	
P1.0-P1.7	1-8	2-9	1/0	PORT 1 is an 8-bit quasi-bidirectional I/O port. It is used for the low-order address byte during program verification. Port 1 can sink/source four LS TTL loads.
RST/VPD	9	10	l	RESET A high level on this pin resets the SAB 8051A. A small internal pulldown resistor permits power-on reset using only a capacitor connected to Vcc. If VPD is held within its spec while Vcc drops below spec, VPD will provide standby power to the RAM. When VPD is low, the RAM's current is drawn from Vcc.
P3.0-P3.7	10-17	11, 13-19	1/0	PORT 3 is an 8-bit quasi-bidirectional I/O port. It also contains the interrupt, timer, serial port and RD and WR pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. Port 3 can sink/source four LS TTL loads. The secondary functions are assigned to the pins of port 3, as follows: -RxD/data (P3.0). Serial port's receiver data input (asynchronous) or data input/output (synchronous). -TxD/clock (P3.1). Serial port's transmitter data output (asynchronous) or clock output (synchronous). -INTO (P3.2). Interrupt 0 input or gate control input for counter 0. -INT1 (P3.3). Interrupt 1 input or gate control input for counter 1. -T0 (P3.4). Input to counter 0. -T1 (P3.5). Input to counter 1. -WR (P3.6). The write control signal latches the data byte from port 0 into the external data memory. -RD (P3.7). The read control signal enables external data memory to port 0.
XTAL 1 XTAL 2	19 18	21 20		XTAL 1 input to the oscillator's high gain amplifier. Required when a crystal is used. Connect to Vss when external source is used on XTAL 2. XTAL 2 output from the oscillator's amplifier. Input to the internal timing circuitry. A crystal or external source can be used.
P2.0-P2.7	21-28	24-31	I/O	PORT 2 is an 8-bit quasi-bidirectional I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source four LS TTL loads.
PSEN	29	32	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. Remains high during internal program execution.

Pin Definitions and Functions (cont'd)

Symbol		Pin	Input (I)	Function
•	P-DIP-40	PL-CC-44	Output (O)	
ALE	30 33 O		0	Provides Address Latch Enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.
ĒĀ	31	35	1	External Latch Enable when held at a TTL high level, the SAB 8051A executes instructions from the internal ROM when the PC is less than 4096. When held at a TTL low level, the SAB 8051A fetches all instructions from external program memory. For the SAB 8031A this pin must be tied low.
P0.0-P0.7	39-32	43-36	1/0	Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink/source eight LS TTL loads.
Vcc	40	44		+5 V Power Supply during operation and program verification.
<i>V</i> ss	20	22		Ground (0 V)
NC	_	1, 12 23, 34	_	No Connection



Absolute Maximum Ratings

Ambient temperature under bias	
SAB 8051A/8031A	0 to 70 °C
SAB 8051A/8031A-T40/85	
Storage temperature	
Voltage on Vcc pins with	
respect to ground (Vss)	– 0.5 to 7 V
Power dissipation	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $V_{\text{CC}} = 5 \text{ V} \pm 10 \text{ %; } V_{\text{SS}} = 0 \text{ V}$ $T_{\text{A}} = 0 \text{ to } 70 ^{\circ}\text{C} \text{ for the SAB } 8051\text{A}/8031\text{A}$ $T_{\text{A}} = -40 \text{ to } 85 ^{\circ}\text{C} \text{ for the SAB } 8051\text{A}/8031\text{A}-T40/85$

Symbol	Parameter	Lir	nit Values	Unit	Test Condition	
		min.	max.	-		
VIL	Input low voltage	- 0.5	0.8	V	_	
ViH	Input high voltage (except RST/VPD and XTAL 2)	2.0	Vcc + 0.5	٧	-	
ViH1	Input high voltage to RST/VPD for reset, XTAL 2	2.5	Vcc + 0.5	V	XTAL1 to Vss	
VPD	Power down voltage to RST/VPD	4.5	5.5	V	<i>V</i> cc = 0 V	
VOL.	Output low voltage Ports 1, 2, 3		0.45	V	IOL = 1.6 mA	
VOL1	Output low voltage Port 0, ALE, PSEN	_	0.45	٧	IOL = 3.2 mA	
Vон	Output high voltage Ports 1, 2, 3	2.4	_	V	/OH = - 80 μA	
Vон1	Output high voltage Port 0, ALE, PSEN	2.4	_	V	I он = $-400 \mu A$	

DC Characteristics (cont'd)

Symbol	Parameter	Limit Val	ues	Unit	Test Condition
		min.	max.		
<i>I</i> IL	Logical 0 input current Ports 1, 2, 3	-	- 500	μА	VIL = 0.45 V
IIL2	Logical 0 input current XTAL 2 SAB 8051A/8031A-12/16/20 SAB 8051A/8031A-T40/85	_	- 3.2 - 2.5	mA mA	XTAL1 = <i>V</i> ss <i>V</i> IL = 0.45 V
/IH1	Input high current to RST/Vpp for reset	-	500	μА	Vin = Vcc - 1.5 V
<i>I</i> LI	Input leakage current to port 0, EA	-	± 10	μА	0 V < VIN < VCC
Icc	Power supply current SAB 8051A/8031A SAB 8051A/8031A-16 SAB 8051A/8031A-20	- - -	125 140 140	mA mA mA	All outputs disconnected
IPD .	Power down current SAB 8051A/8031A-12/16/20 SAB 8051A/8031A-T40/85	-	10 15	mA mA	Vcc = 0 V VpD = 4.5 5.5 V
CIO	Capacitance of I/O buffer	_	10	pF	fc= 1 MHz

AC Characteristics for SAB 8051A/8031A

 $V = 5 \text{ V} \pm 10\%$; $V_{\text{SS}} = 0 \text{ V}$ (C_{L} for port 0, ALE and PSEN outputs = 100 pF; C_{L} for all other outputs = 80 pF) $T_{\text{A}} = 0$ to 70 °C for the SAB 8051A/8031A $T_{\text{A}} = -40$ to 85 °C for the SAB 8051A-T3/8031A-T40/85

Program Memory Characteristics

Symbol	Parameter	Limit Values					
	i	1	Clock IHz clock	Varia 1/tclcl = 1.2			
		min.	max.	min.	max.		
#LHLL	ALE pulse width	127	_	2tclcl-40	. -	ns	
tAVLL	Address setup to ALE	53	-	rclcl-30	-	ns	
fLLAX1	Address hold after ALE .	48		tCLCL-35	. -	ns	
fLLIV	ALE to valid instruction in	 -	233	-	- 4/clcl- 100	ns	
<i>I</i> LLPL	ALE to PSEN	58	-	tCLCL-25		ns	
<i>t</i> PLPH	PSEN pulse width	215	 -	3rclcl-35	_	ns	
tPLIV	PSEN to valid instruction in	-	150	-	3/CLCL- 100	пѕ	
<i>t</i> PXIX	Input instruction hold after PSEN	0	-	0	-	пѕ	
tPXIZ*)	Input instruction float after PSEN	-	63	_	rclcl-20	nş	
(PXAV*)	Address valid after PSEN	75	 	tCLCL-8	-	ns	
AVIV	Address to valid instruction in	1-	302	-	5tCLCL-115	ns	
/AZPL	Address float to PSEN	0		0	-	ns	

^{*)} Interfacing the SAB8051A to devices with float times up to 75 ns is permissible. The limited bus contention will not cause any damage to port 0 drivers.

External Data Memory Characteristics

RD pulse width	400	-	6rclcl- 100	-	ns
WR pulse width	400	_	6/CLCL- 100	-	ns
Address hold after ALE	132	-	2rclcl-35	-	ns
RD to valid data in	-	252	_	5tclcl-165	ns
Data hold after RD	0	-	0	-	ns
Data float after RD	-	97	_	2tCLCL-70	ns
ALE to valid data in	-	517	_	8tCLCL- 150	ns
Address to valid data in	-	585	_	9tclcl- 165	ns
ALE to WR or RD	200	300	3rclcl-50	3rclcl+50	ns
Address to WR or RD	203	-	4/CLCL- 130	-	ns
WR or RD high to ALE high	43	123	1CLCL-40	tCLCL+40	ns
Data valid to WR transition	33	-	tCLCL-50	_	ns
Data setup before WR	433	_	7tclcl- 150	_	ns
Data hold after WR	33	-	ICLCL-50	-	ns
Address float after RD	-	0	-	0	ns
	Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in ALE to WR or RD Address to WR or RD WR or RD high to ALE high Data valid to WR transition Data setup before WR Data hold after WR	Address hold after ALE 132 RD to valid data in - Data hold after RD 0 Data float after RD - ALE to valid data in - Address to valid data in - ALE to WR or RD 200 Address to WR or RD 203 WR or RD high to ALE high 43 Data valid to WR transition 33 Data setup before WR 433 Data hold after WR 33	Address hold after ALE 132 - RD to valid data in - 252 Data hold after RD 0 - Data float after RD - 97 ALE to valid data in - 517 Address to valid data in - 585 ALE to WR or RD 200 300 Address to WR or RD 203 - WR or RD high to ALE high 43 123 Data valid to WR transition 33 - Data setup before WR 433 - Data hold after WR 33 -	Address hold after ALE 132 - 2rclcl-35 RD to valid data in - 252 - Data hold after RD 0 - 0 Data float after RD - 97 - ALE to valid data in - 517 - Address to valid data in - 585 - ALE to WR or RD 200 300 3rclcl-50 Address to WR or RD 203 - 4rclcl-130 WR or RD high to ALE high 43 123 rclcl-40 Data valid to WR transition 33 - rclcl-50 Data setup before WR 433 - rclcl-50 Data hold after WR 33 - rclcl-50	Address hold after ALE 132 - 2rclcl-35 - RD to valid data in - 252 - 5rclcl-165 Data hold after RD 0 - 0 - Data float after RD - 97 - 2rclcl-70 ALE to valid data in - 517 - 8rclcl-150 Address to valid data in - 585 - 9rclcl-165 ALE to WR or RD 200 300 3rclcl-50 3rclcl-50 Address to WR or RD 203 - 4rclcl-130 - WR or RD high to ALE high 43 123 rclcl-40 rclcl+40 Data valid to WR transition 33 - rclcl-50 - Data setup before WR 433 - rclcl-50 - Data hold after WR 33 - rclcl-50 -

External Clock Drive XTAL2

rCLCL.	Oscillator period	-	-	83.3	833.3	ns
rCHCX	High time	_	-	20	fCLCL-fCLCX	ns
fCLCX	Low time	-	-	20	tCLCL - tCHCX	ns
tCLCH	Rise time	_		-	20	ns
<i>t</i> CHCL	Fall time	-	-	-	20	ns

AC Characteristics for SAB 8051A/8031A-16

 $V \propto = 5 \text{ V} \pm 10\%$; $V \approx = 0 \text{ V}$ (C_L for port 0, ALE and PSEN outputs = 100 pF; C_L for all other outputs = 80 pF) $T_A = 0$ to + 70 °C for SAB 8051 A/8031A-16

Program Memory Characteristics

Symbol	Parameter		Limit Values					
		Clock 16 MHz clock		Variable clock 1/tclcl = 1.2 MHz to 16 MHz				
		min.	max.	min.	max.	1		
t LHLL	ALE pulse width	85	-	2ra.c40	-	пѕ		
t AVLL	Address setup to ALE	33	_	10LCL-30	-	ns		
t ILAX1	Address hold after ALE	28	_	ralal-35	-	ns		
tLLIV	ALE to valid instruction in	-	150	_	4ra.c100	ns		
t ILPL	ALE to PSEN	38	-	ta.c25	-	ns		
rPLPH	PSEN pulse width	153	-	3talcl-35	_	ns		
f PLIV	PSEN to valid instruction in	T	88	-	3ta.c100	ns		
r PXIX	Input instruction hold after PSEN	0	_	0	_	ns		
tPXIZ*)	Input instruction float after PSEN	-	48	_	talci-15	ns		
PXAV*)	Address valid after PSEN	60	-	talcl-3	_	ns		
AVIV	Address to valid instruction in	-	223	_	5ra.c90	ns		
t AZPL	Address float to PSEN	0	-	0	_	ns		

^{*)} Interfacing the SAB 8051A-16 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

AC Characteristics for SAB 8051A/8031A-16 (cont'd)

External Data Memory Characteristics

Symbol	Parameter	Limit Values					
			Clock IHz clock	Variable clock 1/tclcl = 1.2 MHz to 16 MHz			
		min.	max.	min.	max.	-	
<i>t</i> RLRH	RD pulse width	275	-	6rclcl- 100	-	ns	
rWLWH	WR pulse width	275	-	6rclcl- 100	_	ns	
tLLAX2	Address hold after ALE	90	_	2rclcl-35	-	ns	
tRLDV	RD to valid data in	-	148	_	5/CLCL-165	ns	
tRHDX	Data hold after RD	0	_	0	_	ns	
tRHDZ	Data float after RD	-	55	-	2rclcl-70	ns	
tLLDV	ALE to valid data in	-	350	-	8rclcl- 150	ns	
IAVDV	Address to valid data in	-	398	-	9rclcl- 165	ns	
rltwr	ALE to WR or RD	138	238	3rclcl-50	3/clcl+50	ns	
tAVWL	Address to WR or RD	120		4rclcl- 130	-	ns	
twhlh	WR or RD high to ALE high	23	103	tCLCL-40	tCLCL+40	ns	
tQVWX	Data valid to WR transition	13	-	tCLCL-50	-	ns	
tQVWH	Data setup before WR	288	-	7tCLCL- 150	_	ns	
tWHQX	Data hold after WR	13	-	tCLCL-50	_	ns	
tRLAZ	Address float after RD	_	0	_	0	ns	

External Clock Drive XTAL2

<i>I</i> CLCL	Oscillator period	-	-	62.5	833.3	ns
tCHCX	High time		-	15	tCLCL-tCLCX	ns
ICLCX	Low time	-	-	15	rCLCL - rCHCX	ns
tCLCH	Rise time		_		15	ns
tCHCL	Fall time		<u> </u>		15	ns

AC Characteristics for SAB 8051A/8031A-20

 $V = 5 \text{ V} \pm 10\%$; V = 0 V(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF) $T_A = 0$ to + 70 °C for SAB 8051A/8031A-20

Program Memory Characteristics

Symbol	Parameter					Unit
		Clock 20 MHz clock		Variable clock 1/tclcl = 1.2 MHz to 20 MHz		
		min.	max.	min.	max.	1
TUHLL	ALE pulse width	60	_	21acc-40	-	ns
t AVLL	Address setup to ALE	20	-	talct-30	-	ns
t∐AX1	Address hold after ALE	20		talcl-35	-	ns
t∐IV	ALE to valid instruction in	-	100	-	4ra.c100	ns
<i>t</i> ILPL	ALE to PSEN	25	-	talcl-25	_	ns
t P LPH	PSEN pulse width	115	-	3talcl-35	-	ns
t PLIV	PSEN to valid instruction in	_	75	-	3ralcl-75	ns
t PXIX	Input instruction hold after PSEN	0	-	0	_	ns
(PXAV*)	Address valid after PSEN	47	-	ralct-3	-	ns
tPXIZ*)	Input instruction float after PSEN	_	40	_	ralct-10	ns
<i>t</i> AVIV	Address to valid instruction in	 -	175	-	5ralal-75	ns
t AZPL	Address float to PSEN	0	_	0	_	ns

^{*)} Interfacing the SAB 8051A-20 to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

External Data Memory Characteristics

Symbol	Parameter					Uni
		Clock 20 MHz clock		Variable clock 1/ccc = 1.2 MHz to 20 MHz		
		min.	max.	min.	max.	1
<i>t</i> RLRH	RD pulse width	200	_	6/CLCL- 100	_	пѕ
<i>t</i> WLWH	WR pulse width	200	-	6rclcl- 100	-	ns
tLLAX2	Address hold after ALE	70	-	2/CLCL-30	_	ns
<i>t</i> RLDV	RD to valid data in	-	100	_	5rclcl- 150	ns
<i>t</i> RHDX	Data hold after RD	0	T-	0	-	ns
<i>t</i> RHDZ	Data float after RD	_	40	_	2rclcl-60	ns
<i>t</i> LLDV	ALE to valid data in	-	250	-	8tclcl- 150	ns
tAVDV	Address to valid data in	-	285	-	9tCLCL- 165	ns
tLLWL	ALE to WR or RD	100	200	31CLCL-50	3rclcl+50	ns
fAVWL	Address to WR or RD	70	-	4tCLCL-130	-	ns
tWHLH	WR or RD high to ALE high	20	80	rCLCL-30	rclcl+30	ns
tOVWX	Data valid to WR transition	5	-	tCLCL-45	-	ns
<i>t</i> QVWH	Data setup before WR	200	-	71CLCL- 150	-	ns
tWHQX	Data hold after WR	10	-	rclcl-40	-	ns
trlaz	Address float after RD		0	_	0	ns


External Clock Drive

Symbol	Parameter					Unit
		1	Clock 20 MHz clock		Variable clock 1/tclcl = 1.2 MHz to 20 MHz	
		min.	max.	min.	max.	ļ
tCLCL	Oscillator period	-	-	50	833.3	ns
tCHCX	High time	-	-	15	ICLCL- ICLCX	ns
tCLCX	Low time	- ,	-	15	rCLCL - rCHCX	ns
tCLCH	Rise time	-		_	15	ns
tCHCL	Fall time			_	15	ns


ROM Verification Characteristics for SAB 8051A/8031A Family


 $TA = 25 \,^{\circ}\text{C} \pm 5 \,^{\circ}\text{C}$; $VCC = 5 \,^{\circ}\text{V} \pm 10\%$; $VSS = 0 \,^{\circ}\text{V}$


Symbol	Parameter	į t	Unit	
		min.	max.	
VQVA	Address to valid data	-	48 t OLOL	ns
rELQV	ENABLE to valid data	_	48 tala	ns
t BHQZ	Data float after ENABLE	0	48 talal	ns
1/ralcl	Oscillator frequency	4	6	MHz





Waveforms
















SIEMENS

Package Outlines




Plastic Package, P-DIP-40

(Dual-In-Line Package) 20 B 40 DIN 41870 T10




Plastic Package, P-LCC-44 (Plastic Leaded—Chip Carrier) -SMD




Plastic Package, PLCC-68 (SMD)

(plastic leaded chip carrier)



Plastic Package, PLCC-84 (SMD) (plastic leaded chip carrier)



Plastic Package, P-QFP-100 (Plastic Quad-Flat-Pack) - SMD